### 2.9 GHz PLL for SAT TV Receiver with Universal Bus

## Description

The U6223B is a single-chip PLL for SAT-TV tuners. It contains all functions required for PLL control of a VCO. This IC also contains a high frequency prescaler and can handle frequencies up to 2.9 GHz .

## Features

- 2.9 GHz divide-by-16 prescaler integrated
- 3 selectable reference divider ratios:

$$
\div 256 / \div 512 / \div 1024
$$

- Universal bus:
$\mathrm{I}^{2} \mathrm{C}$ bus or 3-wire bus
$\mathrm{I}^{2} \mathrm{C}$ bus software compatible to U6204B
3 -wire bus software compatible to U6358B (19 bit)
- $\mathrm{I}^{2} \mathrm{C}$ bus mode:

5 switching outputs (open collector)
4 addresses selectable at Pin 10 for multituner application

- 3-wire bus mode:

4 switching outputs (open collector)
Lock-signal output (open collector)

- Low power consumption (typical $5 \mathrm{~V} / 23 \mathrm{~mA}$ )
- Electrostatic protection according to MIL-STD 883

The U6223B has a programmable 256/512/1024 reference divider, while the U6225B has a fixed reference divider of 512.

## Benefits

- Only one device for 3-wire bus applications and $\mathrm{I}^{2} \mathrm{C}$ bus applications necessary (universal bus)
- High input frequency of 2.9 GHz applicable for all TV satellites


## Ordering Information

| Extended Type Number | Package | Remarks |
| :---: | :---: | :--- |
| U6223B-FP | SO16 | Taped and reeled |

## Block Diagram



Figure 1. Block diagram

## Pin Description



Figure 2. Pinning
Absolute Maximum Ratings
All voltages are referred to GND (Pin 15)

| Parameters | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage Pin 12 | Vs | -0.3 to 6 | V |
| RF input voltage Pin 13, 14 | RFi | -0.3 to Vs +0.3 | V |
| Switching output current open collectors $\text { Pin 6-9, } 11$ | SW 1, 4-7 | -1 to 15 | mA |
| Total current of switching outputs open collectors Pin 6-9, 11 | SW 1, 4-7 | 50 | mA |
| Switching output voltage Pin 6-9, 11 <br>  in OFF state: <br> in ON state: | SW 1, 4-7 | $\begin{gathered} -0.3 \text { to } 14 \\ -0.3 \text { to } 6 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $\begin{array}{ll}\text { Bus input/output voltage } & \text { Pin } 4 \\ & \text { Pin } 5\end{array}$ | $\begin{aligned} & \text { VSDA } \\ & \text { VSCL } \end{aligned}$ | $\begin{aligned} & -0.3 \text { to } 6 \\ & -0.3 \text { to } 6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| SDA output current open collector Pin 4 | ISDA | -1 to 5 | mA |
| Address select voltage Pin 10 | VAS / ENA | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Charge pump output voltage Pin 1 | PD | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Active filter output voltage 16 | VD | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Crystal oscillator voltage Pin 2 | Q1 | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Reference divider switch voltage, Pin 3 | RDS | -0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |

## Operating Range

All voltages are referred to GND (Pin 15)

| Parameters | Symbol | Min. | Typ. | Max. | Unit |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Pin 12 | $\mathrm{Vs}^{2}$ | 4.5 |  | 5.5 | V |
| Ambient temperature |  | $\mathrm{T}_{\mathrm{amb}}$ | -20 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Input frequency | Pin 13, 14 | $\mathrm{R}_{\mathrm{Fi}}$ | 250 |  | 2900 | MHz |
| Programmable divider |  | $\mathrm{S}_{\mathrm{F}}$ | 256 |  | 32767 |  |

## Thermal Resistance

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction ambient | $\mathrm{R}_{\text {thJA }}$ | 110 | K/W |

## Electrical Characteristics

Test conditions: $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test Conditions / Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $\text { SW } 1,4,5,6,7=0 \text { Pin } 12$ | Is | 18 | 23 | 28 | mA |
| Input sensitivity |  |  |  |  |  |  |
| Input frequency | $\begin{array}{\|ll} \hline \mathrm{fi}=250 \mathrm{MHz}, & \text { Pin } 13 \\ \mathrm{fi}=750-2900 \mathrm{MHz}, & \text { Pin } 13 \end{array}$ | $\begin{aligned} & \hline \mathrm{Vi}^{1)} \\ & \mathrm{Vi}{ }^{11} \end{aligned}$ | $\begin{aligned} & 100 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 300 \\ & 300 \end{aligned}$ | mVrms <br> mVrms |
| Crystal oscillator |  |  |  |  |  |  |
| Recommended crystal series resistance |  |  | 10 |  | 200 | $\Omega$ |
| Crystal oscillator drive level | Pin 2 |  |  | 50 |  | mVrms |
| Crystal oscillator source impedance | Nominal spread $\pm 15 \%$ Pin 2 |  |  | -650 |  | $\Omega$ |
| External reference input frequency | AC coupled sinewave Pin 2 |  | 2 |  | 8 | MHz |
| External reference input amplitude | AC coupled sinewave Pin 2 |  | 70 |  | 200 | mVrms |

Switching outputs (SW4-7, 1/ lock Pin 6-9, 11), lock output, (open collector)

| Leakage current | VH $=13.5 \mathrm{~V}$ | IL |  |  | 10 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Saturation voltage | $\mathrm{IL}=10 \mathrm{~mA}$ | VSL $\left.^{2}\right)$ |  |  | 0.5 | V |

Charge pump output (PD)

| Charge pump current 'H' | $5 \mathrm{I}=\mathrm{H}, \mathrm{VPD}=2 \mathrm{~V} \text { Pin } 1$ | IPDH |  | $\pm 180$ |  | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Charge pump current 'L' | $5 \mathrm{I}=\mathrm{L}, \mathrm{VPD}=2 \mathrm{~V}$ <br> Pin 1 | IPDL |  | $\pm 50$ |  | $\mu \mathrm{A}$ |
| Charge pump leakage current | $\mathrm{T} 0=0, \mathrm{VPD}=2 \mathrm{~V} \quad \text { Pin } 1$ | IPDTRI |  | $\pm 5$ |  | nA |
| Charge pump amplifier gain | Pin 1, 16 |  |  | 6400 |  |  |
| Bus inputs (SDA, SCL) |  |  |  |  |  |  |
| Input voltage | $\begin{aligned} & \hline \operatorname{Pin} 4,5 \\ & \operatorname{Pin} 4,5 \end{aligned}$ | $\begin{aligned} & \hline \text { Vi 'H' } \\ & \text { Vi ' } \mathrm{L} \text { ' } \end{aligned}$ | 3 |  | $\begin{aligned} & 5.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |


| Parameters | Test Conditions / Pins |  | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input current | $\begin{aligned} & \text { VSCL 'H' }=\mathrm{V}_{\mathrm{S}} \\ & \text { VSCL 'L' }=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Pin } 4,5 \\ & \text { Pin } 4,5 \end{aligned}$ | $\begin{aligned} & \text { li 'H' } \\ & \text { li ' } ' \text { ' } \end{aligned}$ | -10 |  | 10 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Leakage current | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}$ | Pin 4, 5 | IL |  |  | 10 | $\mu \mathrm{A}$ |
| Output voltage SDA (open collector) | ISDA 'L' $=2 \mathrm{~mA}$, | Pin 4 | $\begin{gathered} \hline \text { VSDA } \\ \text { 'L' } \\ \hline \end{gathered}$ |  |  | 0.4 | V |
| Address selection / Enable input (SA, ENA) |  |  |  |  |  |  |  |
| Input current | VAS 'H' = Vs $\text { VAS 'L' = } 0$ | Pin 10 <br> Pin 10 | liAS 'H' liAS 'L' | -100 |  | 10 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |

1) RMS-voltage calculated from the measured available power on $50 \Omega$
2) Tested with one switch active, the collector voltage may not exceed 6 V

## Description

The U6223B is a single chip PLL designed for SAT receiver systems. It consists of a divide-by- 16 prescaler (up to 2.9 GHz ) with an integrated preamplifier, a 15 -bit programmable divider, a crystal oscillator with a reference divider with three selectable divider ratios $(\div 256 / \div 512 / \div 1024)$, and a phase/ frequency detector together with a charge-pump, which drives the tuning amplifier. Only one external transistor is required for varactor line driving. The device can be controlled via a $\mathrm{I}^{2} \mathrm{C}$ bus format or the 3 -wire bus format. It detects automatically which bus format has been received. Therefore, there is no need for a bus selection pin. In $\mathrm{I}^{2} \mathrm{C}$ bus mode the device has four programmable addresses, programmed by applying a specific input voltage to the address select input, enabling the use of up to four synthesizers in a system. The same pin serves in 3 -wire bus mode as the enable signal input. Five open collector outputs for switching functions are included which are capable of sinking at least 10 mA . One of these open collector outputs serves as a locksignal output in the 3 -wire bus mode.

## Functional Description

The U6223B is programmed via a 2 -wire $\mathrm{I}^{2} \mathrm{C}$ bus or 3 -wire bus depending on the received data format. The three bus inputs pins 4,5 and 10 are used as SDA, SCL and address select inputs in $\mathrm{I}^{2} \mathrm{C}$ bus mode and as data, clock and enable inputs in 3 -wire bus mode. The data includes the scaling factor SF (15-bit) and switching output information. In $\mathrm{I}^{2} \mathrm{C}$-bus mode, there are some additional functions for testing of the device included.

## Oscillator Frequency Calculation

fvco $=16 *$ SPF * frefosc / SRF
fvco: Locked frequency of voltage-controlled oscillator
SPF: $\quad$ Scaling factor of programmable 15-bit divider
SRF: $\quad$ Scaling factor of reference divider:
$\div 256 / \div 512 / \div 1024$
frefosc: Reference oscillator frequency:
3.2 / 4 MHz crystal or external reference frequency
The input amplifier together with a divide-by-16 prescaler provides excellent sensitivity (see 'Typical Prescaler Input Sensitivity'). The input impedance is shown in the diagram 'Typical Input Impedance'. When a new divider ratio according to the requested fvco is entered, the phase detector and charge pump together with the tuning amplifier adjusts the control voltage of the VCO until the output signals of the programmable divider and the reference divider are locked and phase locked. The reference frequency may be provided by an external source capacitively coupled into Pin 2 , or by using an on-board crystal with an 18 pF capacitor in series. The crystal operates in the series resonance mode. The reference divider division ratio is selectable to $\div 256 / \div 512 / \div 1024$. Therefore, with a 4 MHz crystal and nominal division ratio of 512 of the reference divider the comparison frequency is 7.8125 kHz , which gives 125 kHz steps for the VCO, or with a 3.2 MHz crystal respectively 6.25 kHz comparison frequency and 100 kHz VCO step size. In addition, there are switching outputs available for bandswitching and other purposes.

## Application

The U6223B is function and pin equiralent to the U6225B apart from the switchable reference divider. A typical application is shown on page 12. All input/ output interface circuits are shown on page 9 . Some special features which are related to test- and alignment procedures for tuner production, are explained together within the following bus mode description.

## $\mathbf{I}^{2} \mathbf{C}$-Bus Description

When the U6223B is controlled via a 2 -wire $\mathrm{I}^{2} \mathrm{C}$ bus format, then data and clock signals are fed into the SDA and SCL lines respectively. The table ' $\mathrm{I}^{2} \mathrm{C}$-BUS DATA FORMAT' describes the format of the data and shows how to select the device address by applying a voltage at Pin 10. When the correct address byte has been received, the SDA line is pulled low by the device during the acknowledge period, and then also during the acknowledge periods, when additional data bytes are programmed. After the address transmission (first byte), data bytes can be sent to the device. There are four data bytes requested to fully program the device. The table ' ${ }^{2}$ C BUS PULSE DIAGRAM' shows some possible data transfer examples.

Programmable divider bytes PDB1 and PDB2 are stored in a 15 -bit latch and control the division ratio of the 15 -bit programmable divider. The control byte CB1 enables the control of the following special functions:

- 5I-bit switches between low and high-charge pump current
- T1-bit enables divider test mode when it is set to logic 1
- T0-bit enables the charge pump to be disabled when it is set to logic 1
- RD1 and RD2-bit allow to select the reference divider factor
- OS-bit disable the charge pump drive amplifier output when it is set to logic 1 .

The charge pump current can only be controlled in $\mathrm{I}^{2} \mathrm{C}$ bus mode. In 3 -wire bus mode, there is always the high charge pump current active. The OS-bit function disables the complete PLL function. This enables the tuner alignment by supplying the tuning voltage directly through the 30 V supply voltage of the tuner.
The control byte CB2 programs the switching outputs SW $1,4,5,6,7$; a logic 0 for high impedance output (off) and a logic 1 for low impedance output (on).

| Description | $\mathrm{I}^{2} \mathrm{C}-$-Bus Data Format |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MSB |  |  |  |  |  |  |  |  |
| Address byte | 1 | 1 | 0 | 0 | 0 | AS1 | AS2 | 0 | A |
| Programmable divider, byte 1 | 0 | n 14 | n 13 | n 12 | n 11 | n 10 | n 9 | n 8 | A |
| Programmable divider, byte 2 | n 7 | n 6 | n 5 | n 4 | n 3 | n 2 | n 1 | n 0 | A |
| Control byte 1 | 1 | 5 I | T 1 | T 0 | X | RD2 | RD1 | OS | A |
| Control byte 2 | SW7 | SW6 | SW5 | SW4 | X | X | SW1 | X | A |

$\mathrm{A}=$ Acknowledge; $\mathrm{X}=$ not used; Unused bits of controlbyte 2 should be 0 for lowest power consumption
\(\left.$$
\begin{array}{ll}\text { n0 ... n14 } \\
\text { T0, T1 }\end{array}
$$ \quad \begin{array}{l}Scaling factor (SF) <br>

Testmode selection\end{array}\right\}\)| SW1, 4, 5, 6, 7 | Switching outputs <br> 5I |
| :--- | :--- |
| Charge pump current switch |  |
| OS | Output switch |
| RD1, RD2 | Reference divider selection <br> AS1, AS2, |

$\mathrm{SF}=16384 \times n 14+8192 \mathrm{xn} 13+\ldots+2 \mathrm{xn} 1+\mathrm{n} 0$
T1 = 1: divider test mode on
T1 = 0: divider test mode off
$\mathrm{T} 0=1$ : charge pump disable
T0 = 0: charge pump enable
SW1, SW4, SW5, SW6, SW7 = 1: open collector active
$5 \mathrm{I}=1$ : high current
$5 \mathrm{I}=0$ : low current
OS = 1: varicap driver disable
$\mathrm{OS}=0$ : varicap drive enable

| RD2 | RD1 | Reference Divider Ratio |
| :---: | :---: | :---: |
| 0 | 0 | 1024 |
| 0 | 1 | off |
| 1 | 0 | 256 |
| 1 | 1 | 512 |


| AS1 | AS2 | Address | Dec. Value | Voltage at <br> Pin 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 194 | open |
| 0 | 0 | 2 | 192 | 0 to $10 \% \mathrm{~V}_{\mathrm{S}}$ |
| 1 | 0 | 3 | 196 | 40 to $60 \% \mathrm{~V}_{\mathrm{S}}$ |
| 1 | 1 | 4 | 198 | 90 to $100 \% \mathrm{~V}_{\mathrm{S}}$ |

## $\mathrm{I}^{\mathbf{2}} \mathrm{C}$-Bus Description (continued) <br> $\mathbf{I}^{2} \mathrm{C}$-Bus Pulse Diagram



Figure 3.

Data transfer examples
START ADR PDB1 PDB2 CB1 CB2 STOP
START ADR CB1 CB2 PDB1 PDB2 STOP
START ADR PDB1 PDB2 CB1 STOP
START ADR CB1 CB2 PDB1 STOP
START ADR PDB1 PDB2 STOP
START ADR CB1 CB2 STOP
START ADR CB1 STOP

Description
START $=$ Start condition
ADR = Address byte
PDB1 = Programmable divider, byte 1
PDB2 = Programmable divider, byte 2
CB1 = Control byte 1
CB2 = Control byte 2
STOP $=$ Stop condition

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Bus Timing



Figure 4.

| Parameters | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Rise time SDA, SCL | tR |  |  | 15 | $\mu \mathrm{~s}$ |
| Fall time SDA, SCL | tF |  |  | 15 | $\mu \mathrm{~s}$ |
| Clock frequency SCL | fSCL | 0 |  | 100 | kHz |
| Clock 'H' pulse | tHIGH | 4 |  |  | $\mu \mathrm{~s}$ |
| Clock 'L' pulse | tLOW | 4 |  |  | $\mu \mathrm{~s}$ |
| Hold time start | tH STT | 4 |  |  | $\mu \mathrm{~s}$ |
| Waiting time start | tW STT | 4 |  |  | $\mu \mathrm{~s}$ |
| Set-up time start | tS STT | 4 |  |  | $\mu \mathrm{~s}$ |
| Set-up time stop | tS STP | 4 |  |  | $\mu \mathrm{~s}$ |
| Set-up time data | tS DAT | 0.3 |  |  | $\mu \mathrm{~s}$ |
| Hold time data | tH DAT | 0 |  |  | $\mu \mathrm{~s}$ |

## 3-Wire Bus Description

When the U6225B-B is controlled via 3-wire bus format, then DATA, CLOCK and ENABLE signals are fed into the SDA, SCL and AS/ENA lines respectively. The diagram '3-WIRE-BUS PULSE DIAGRAM' shows the data format. The data consist of a single word, which contains the programmable divider and switch information. The data is only clocked into the internal data shift register on the negative clock transition during the enable lung period on the negative clock transition. During enable low periods, the clock input is disabled. New data words are only accepted by the internal data latches from the shift register on a negative transition of the enable signal if exactly nineteen clock pulses were sent during the high period. The data sequence and the timing is described in the following diagrams.

In 3-wire bus mode Pin 11 automatically becomes the lock-signal output. An improved lock detect circuit generates a flag when the loop has attained lock. 'In lock' is indicated by a low impedance state (on) of the open collector output.

In 3 -wire bus mode, the high charge-pump current active. Only in $\mathrm{I}^{2} \mathrm{C}$ bus mode can the charge-pump current is always be controlled.

The complete PLL function can be disabled by programming a division ratio of zero which is not normally used. This enables the tuner alignment by supplying the tuning voltage directly through the 30 V supply voltage of the tuner.

## 3-Wire Bus Pulse Diagram



Figure 5.

## 3-Wire Bus Timing



Figure 6.

| Parameters | Symbol | Min. | Typ. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Set up time | TS | 2 |  | $\mu \mathrm{~s}$ |
| Enable hold time | TSL | 2 |  | $\mu \mathrm{~s}$ |
| Clock width | TC | 2 |  | $\mu \mathrm{~s}$ |
| Enable set up time | TL | 10 |  | $\mu \mathrm{~s}$ |
| Enable between two transmissions | TT | 10 |  | $\mu \mathrm{~s}$ |
| Data hold time | TH | 2 |  | $\mu \mathrm{~s}$ |

## Input/Output Interface Circuits



Figure 7. RF input


Figure 8. Reference oscillator


Figure 9. SCL and SDA input


Figure 10. Ports


Figure 11. Reference divider select input


Figure 12. Address select/ Enable input


Figure 13. Loop amplifier

## Typical Prescaler Input Sensitivity

Vi (mV RMS on 50 Ohm )


Figure 14.

Semiconductors

## Typical Input Impedance



Figure 15.

## Application Circuit



Figure 16.

## Package Dimensions

Small outline plastic package, 16 pin-SO16
Dimensions in mm


## Ozone Depleting Substances Policy Statement

## It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC TELEFUNKEN microelectronic GmbH semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

[^0]TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 672423


[^0]:    We reserve the right to make changes to improve technical design and may do so without further notice.
    Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

